Flash memory using a dual phase TiO x N y /TiN charge trapping layer has been fabricated and its electrical properties were investigated. The TiO x N y /TiN layer was formed by partial oxidation of a pre-deposited TiN layer, and the formation of TiO x N y /SiO x N y was confirmed by high-resolution transmission electron microscopy (HRTEM), X-ray diffraction (XRD), and X-ray photoelectron spectroscopy (XPS) analyses. The enlarged conduction ( c = 3 6 eV) and valence ( v = 2 5 eV) band offsets of the TiO x N y /TiN to SiO 2 enabled low-voltage (±6 V) and fast programming/erasing (P: 2.7×10 4 V/s and E: −5.1×10 4 V/s) operations, while the transition layer suppressed the trapped charge leakage, giving rise to good 10-year data retention with less than 35% V th decay.
INTRODUCTION
Recently, high-dielectric-permittivity (k) charge trapping layer has been investigated extensively for metaloxide-nitride-oxide-silicon (MONOS)-type Flash memory application due to the layer's higher trap density and better vertical scalability. [1] [2] [3] [4] Meanwhile, it is also possible to meet both the requirements of a small barrier height in the P/E mode and a large barrier height in the retention mode by the work function engineering of the high-k materials in the gate stacks, so as to achieve a faster P/E speed and an extended data retention. [1] [2] [3] [4] Therefore, various high-k materials have been proposed for the advanced nanoscaled Flash memory application. [1] [2] [3] [4] [5] [6] For example, it has been reported that the P/E speeds of Flash memory with a Hf-or Al-based charge trapping layer were enhanced for the enlarged c or enlarged
Among the high-k trapping materials, it is noted that the dual phase TiO x N y /TiN could be a promising candidate for the Flash memory application due to the midgap work function (4.6 eV) 7 of TiN which makes a deeper quantum well ( c compared to the electron affinity of Si or Ge. On the other hand, TiO x has deep v (3.4 eV) to SiO 2 . 8 Moreover, TiN belongs to the family of refractory transition metal nitrides, having the physical properties of high melting point, high hardness, and good adhesion to SiO 2 as implied by Gibb's free energy change ( f G of formation for Ti-O (−883.2 kJ/mole), [7] [8] [9] [10] while the TiO x N y -based * Author to whom correspondence should be addressed.
materials have excellent electrical properties and structural stability to be implemented in the advanced complementary metal oxide semiconductor (CMOS) technology.
10
The dual phase TiO x N y /TiN structure is thus expected to retain the advantageous properties of TiN for large c (4.6 eV) and TiO x for large v (3.4 eV), as well as the superior thermal stability of TiO x N y , being a promising candidate for low-voltage and high-speed Flash memory application.
In this work, a dual phase TiO x N y /TiN trapping layer was converted from an ultra-thin (∼5 nm) pre-deposited TiN film on SiO 2 by partial oxidation. The HRTEM and XRD analyses confirm the existence of un-oxidized crystalline TiN, while the XPS analysis suggests the formation of TiO x N y from the Ti-N and Ti-O spectra. A SiO x N y transition layer is also detected by XPS from the Si-N spectra. MONOS-type Flash memory with the dual phase TiO x N y /TiN trapping layer was fabricated, and excellent capability of low-voltage operation (±6 V) and fast P/E speeds (P: 2.7×10 4 V/s and E: −5.1×10 4 V/s) by using Fowler-Nordheim (F-N) method are observed from the memory devices. Good endurance (>10 5 P/E cycles) and data retention (<35% 10-years V th degradation) properties are also demonstrated. The dual phase properties of the TiO x N y /TiN embedded in SiO 2 were investigated by the HRTEM and XRD analyses. The cross-sectional TEM image (inset) suggests that the dark grains with lattice fringes (indicated by circles) have the crystalline phases embedded in an amorphous matrix, as shown in Figure 1 . XRD analysis was performed on the TiO x N y /TiN stacked structure, and it was found that the major peaks were detected at 2 = 36 , 42 , 63.5 , 76.5 which originate from the diffractions from the Ti 2p, N 1s, O 1s, and Si 2p peaks was performed, as shown in Figure 2 . The Ti 2p spectra are characterized by the doublets of Ti 2p 1/2 and Ti 2p 3/2 , resulting from spin-orbit coupling. Considering that the integrated intensity of the Ti 2p 1/2 peak relative to that of the Ti 2p 3/2 peak is equal to the spin-orbit multiplicity of 0.5 and the spin-orbit splitting is assumed to be ∼5.9 eV for all of the states, we can deconvolute the Ti 2p spectra into Ti-N and Ti-N-O bonds. The deconvoluted results of Ti 2p spectra are shown in Figure 2( Figure 2(D) . In addition, the N-Si-O bonds at 399.3 eV are also detected. The result for the N-Si-O bonds is also consistent with that for the Si 2p spectra in Figure 2 (B), and this confirms the presence of SiO x N y transistion layer at the interface of the SiO 2 and TiO x N y /TiN. This transition layer may be beneficial to the memory window and P/E speed, as it is expected that the barrier height of tunnel oxide is reduced during the P/E operations. 3 The barrier height of the block oxide might also be reduced due to the thermally formed transition layer between TiO x N y /TiN and block oxide, but the decrease of programming speed may be negligible since the thickness of the block oxide is much larger than that of the tunnel oxide. As a result, the improvement of P/E speed is anticipated for the TiO x N y /TiN device. Based on the proposed method for the dual phase TiO x N y /TiN formation, n-MOSFET devices with the TaN/SiO 2 /(TiO x N y /TiN)/SiO 2 /p-Si stacked structure were fabricated to demonstrate the memory performances. The device structure is shown in Figure 3(A) . The TaN layer was deposited by sputtering using a Ta target in an Ar+N 2 ambient, and patterned as a gate electrode, followed by ion implantation (As + , 1 × 10 15 cm −2 , 70 keV), RTP activation annealing at 950 C for 30 s to form the source/drain regions, and forming gas annealing at 400 C. A possible flat band diagram is drawn by taking into consideration of the transition layer, 8 10 15 as shown in Figure 3 (B). A control device was fabricated under the same process condition without the TiN layer to confirm the memory effects of the TiO x N y /TiN trapping layer.
EXPERIMENTAL DETAILS

RESULTS AND DISCUSSION
The P/E properties of the 100 m/10 m devices with and without TiN using the F-N method are shown in Figure 4 for various applied voltages (0 to ±12 V) and pulse durations (10 −6 to 1 s). The threshold voltage (V th changes are enlarged with increasing P/E voltages in the TiO x N y /TiN based devices, as shown in Figure 4(A) . In contrast, without TiN, no V th shift is observed in n-MOSFET devices in the entire range of the applied P/E voltage. Therefore, it is clearly proven that the TiO x N y /TiN is the charge trapping media in the memory device. The V th transient characteristics of the memory device are shown in Figure 4 (B), with a V th window of 2.6 V from the P/E voltage of ±12 V. The programming speed determined by dV th /dt, is found to be about ∼2.7×10 4 V/s for all the programming voltages. However, the starting point to attain the maximum speed is clearly observed at ∼1 ms for programming voltages of 7-9 V, while it is at ∼1 s for programming voltages of ≥10 V. Saturation starts between 10 ms-100 ms for the programming voltage range of 10 V-12 V, suggesting that the charge tunneling mechanisms are different between the low-and high-voltage operations.
According to the models proposed for the P/E dynamics in the Flash memory devices using a high-k trapping layer, 2 block oxide is the main mechanism for programming at high voltage, and this is similar to the observation in this work. However, a large saturated V th is obtained from highvoltage programming in our experiment. This is due to the deeper energy level resulting from the higher work function of TiN and the electron trapping at the SiO x N y transition layer enhanced electron tunneling. 2 3 Also, in the TiO x N y /TiN device the tunneling probability to gate via block oxide is low and in turn more charges can be retained. This requires a higher electric potential of TiN to reach the saturation. According to the reported model, 16 the charging mechanism can be interpreted by F-N tunneling via tunnel oxide and block oxide at low programming voltage (≤9 V). The electric field in the block oxide calculated for gate voltages of 7-9 V is in the range of 5.9-7.6 MV/cm. As the electric field in this range is large (the onset for F-N tunneling is ∼6 MV/cm 3 , the F-N tunneling of the carriers through the gate stack is expected to be the mechanism responsible for charging at low programming field. However, injection current through tunnel oxide can be induced due to direct tunneling at higher P/E voltages, similar to the reported model. 16 This explains the different programming performances of the memory device at low/high P/E voltages. It is also assumed that 
P/E time (s) reverse-tunneling of the trapped electrons via the tunnel oxide to the substrate is suppressed by the transition layer, which gives rise to enhanced data retention. The erasing speed is determined by the same mechanisms understood for programming. The erasing speeds are found to be −3.6×10 4 V/s, −4.4×10 4 V/s, and −5.1×10 4 V/s at −7 V, −9 V, and −12 V, respectively. The trends to reach the maximum erasing speed are similar to those of programming at ∼10 s. This indicates that the same tunneling mechanism is responsible for both P/E. Electron tunneling via the tunnel oxide may also occur by the combination of trap-assisted tunneling and direct tunneling, although this has not been proven yet.
The endurance property of the memory device indicates the ability of TiO x N y /TiN to capture and release electrons easily without significant degradation of the V th window, even after 10 5 cycles of P/E operation, as shown in Figure 5(A) . With a higher P/E voltage (±12 V for 1 ms), the endurance performance is better up to 10 5 P/E cycles compared to that at lower voltages (+8/−9 V). This indicates that the quality of the tunnel and block oxides is good to endure the stresses. At low-voltage P/E pulses (+8/−9 V for 100 s), a slight enlargement in V th window is observed, followed by a negligible change. The slower and reversible electron transition from the tunneling levels down to the trap levels in the SiO x N y transition layer during the initial operation cycles may be responsible for the change in V th . The data retention characteristics of the memory device are demonstrated in Figure 5 (B). The P/E operations are preformed by ±8 V for 1 ms. The V th decay is fast and V th becomes saturated at 10 3 s. Interfacial charge decay from shallow trap levels of the SiO x N y transition layer may be faster. It is expected that the V th decay can be suppressed by optimizing the tunnel oxide and the transition layer thickness. After 10 3 s, good retention property is observed due to the deep potential well of TiN.
CONCLUSIONS
The Flash memory with a dual phase TiO x N y /TiN trapping layer was fabricated by partial oxidation of ultra-thin TiN film which is pre-deposited on a SiO 2 oxide followed by vacuum annealing. HRTEM, XRD, and XPS analyses confirm the formation of the dual phase TiO x N y /TiN, which exhibits the electrical properties of both TiN and TiO x N y . Significant enhancements in P/E speeds are achieved from enlarged conduction and valence band offsets of the TiO x N y /TiN when F-N tunneling is predominant. Good 10-year retention and endurance properties are also demonstrated.
